View EMC1428-6-AP-TR_6862998.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

smsc emc1428 datasheet revision 0.69 (06-29-09) datasheet product features emc1428 1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones general description the emc1428 is a high accuracy, low cost, system management bus (smbus) temperature sensor. advanced features such as resistance error correction (rec), beta compensation (to cpu diodes requiring the bjt or transistor model) and automatic diode type detection combine to provide a robust solution for complex environmental monitoring applications. additionally, the emc1428 provides a hardware programmable system shutdown feature that is programmed at part power-up via a single trip_set voltage channel that cannot be masked or corrupted through the smbus. the emc1428 provides 1 accuracy for external diode temperatures and 2c accuracy for the internal diode temperature. the device monitors up to eight temperature channels (up to seven external and one internal). applications ? notebook computers ? desktop computers ? industrial ? embedded applications features ? hardware thermal shutdown ? triggers dedicated sys_shdn pin ? hardware configured range 65c to 127c in 1c steps ? cannot be disabled or modified by software ? designed to support 45nm, 65nm, and 90nm cpu diodes ? supports diodes requiring the bjt or transistor model ? resistance error correct ion (up to 100 ohms) ? up to seven external temperature monitors ? 1c accuracy (60c < t diode < 100c) ? 0.125c resolution ? supports up to 2.2nf filter capacitor ? anti-parallel diodes for extra diode support and compact design ? internal temperature monitor ? 2c accuracy ? 3.3v supply voltage ? available in a 16-pin 4mm x 4mm qfn lead-free rohs compliant package ? programmable temperature limits for alert block diagram analog mux external temp diode inputs internal temp diode 11 bit adc temp registers smbus slave protocol dp1 dn1 smclk smdata dp2 / dn3 dn2 / dp3 dn4 / dp5 dp4 / dn5 anti- parallel diode hottest of comparison dn6 / dp7 dp6 / dn7 critical / thermal shutdown logic voltage register voltage to temp conversion trip_set sys_shdn alert
order numbers: reel size is 4,000 pieces ordering number package features diode modes supported smbus address emc1428-1-ap-tr 16-pin qfn (lead-free rohs compliant) up to 7 external diodes. ?hottest of? temperature comparison. hardware set critical / thermal shutdown, alert output intel cpu and 3904 1001_100(r/w) EMC1428-6-AP-TR 16-pin qfn (lead-free rohs compliant) up to 7 external diodes. ?hottest of? temperature comparison. hardware set critical / thermal shutdown, alert output intel cpu and 3904 1001_101(r/w) emc1428-7-ap-tr 16-pin qfn (lead-free rohs compliant) up to 7 external diodes. ?hottest of? temperature comparison. hardware set critical / thermal shutdown, alert output intel cpu and 3904 selected by pull-up resistor on sys_shdn pin 1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 2 smsc emc1428 datasheet 80 arkay drive, hauppauge, ny 11788 (631) 435-6000, fax (631) 273-3123 copyright ? 2009 smsc or its subsidiaries. all rights reserved. circuit diagrams and other information relating to smsc product s are included as a means of illustrating typical applications. consequently, complete information sufficient for construction pur poses is not necessarily given. although the information has been checked and is bel ieved to be accurate, no responsibility is assumed for inaccuracies. smsc reserves t he right to make changes to specifications and product descriptio ns at any time without notice. contact your local smsc sales office to obtain the la test specifications before placing your product order. the provisi on of this information does not convey to the purchaser of the described semiconductor device s any licenses under any patent rights or other intellect ual property rights of smsc or others. all sales are expressly conditional on your agr eement to the terms and conditions of the most recently dated ve rsion of smsc's standard terms of sale agreement dated before the date of your order (the "terms of sale agreement"). the product may contain d esign defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. anomaly sheets are available upon request. smsc products are not designed, intended, authorized or warranted for use in any life support or other application whe re product failure could cause or contribute to personal injury or severe property damage. any and all such uses without prior written approval of an officer of smsc and further testing and/or modification will be fully at the risk of the customer. copies of this document or other smsc litera ture, as well as the terms of sale agreement, may be obtained by visiting smsc?s website at http://www.smsc.com. smsc is a registered trademark of standar d microsystems corporation (?smsc?). product names and company names are the trademarks of their respective holders. smsc disclaims and excludes any and al l warranties, including wi thout limitation any and all implied warranties of merchantability, fitness for a particular purpose, title, and against infringement and the like, and any and all warranties arising from any course of dealing or usage of trade. in no event shall smsc be liable for any direct, incidental, indirect, special, punitive, or consequential da mages; or for lost data, profits, savings or revenues of any kind; regardless of the form of action, whether based on contract; tort; negligence of smsc or others; strict liability; breach of warranty; or otherwise; whether or not any remedy of buyer is held to have failed of its essential purpose, and whether or not smsc has been advised of the possibility of such damages.
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 3 revision 0.69 (06-29-09) datasheet table of contents chapter 1 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 chapter 2 electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.1 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.2 electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.3 smbus electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 chapter 3 system management bus interface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.1 system management bus interface protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.2 write byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.3 read byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.4 send byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.5 receive byte. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.6 alert response address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.7 smbus address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.8 smbus timeout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 chapter 4 product description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.1 alert output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.1.1 alert pin interrupt mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.1.2 alert pin comparator mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.2 sys_shdn output. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.3 trip_set pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.4 consecutive alerts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.5 temperature monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.5.1 resistance error correction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.5.2 beta compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.5.3 digital averaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.5.4 ?hottest of? comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.5.5 conversion rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.5.6 dynamic averaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.6 diode connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 4.6.1 diode faults . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 chapter 5 register description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 5.1 data read interlock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 5.2 temperature data registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 5.3 status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 5.4 configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 5.5 conversion rate register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 5.6 limit registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 5.7 therm hysteresis register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 5.8 therm limit registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 5.9 external diode fault register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 5.10 trip_set reading register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 5.11 software thermal shutdown configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 5.12 hardware critical / thermal shutdown limit register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 5.13 channel interrupt mask register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 5.14 consecutive alert register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 5.15 beta configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 5.16 hottest temperature registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 4 smsc emc1428 datasheet 5.17 hottest temperature status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 5.18 high limit status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 5.19 low limit status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 5.20 therm limit status register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 5.21 rec configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 5.22 hottest configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 5.23 channel configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 5.24 filter control register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 5.25 product id register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 5.26 manufacturer id register (feh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 5.27 revision register (ffh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 chapter 6 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 6.1 emc1428 package drawing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 6.2 package markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 6.2.1 emc1428-x-ap (16-pin qfn). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 chapter 7 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 9
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 5 revision 0.69 (06-29-09) datasheet list of figures figure 1.1 emc1428 pin diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 3.1 smbus timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 figure 4.1 system diagram for emc1428 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 4.2 block diagram of hard ware thermal shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 4.3 vset circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 4.4 diode connections. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 6.1 16-pin qfn 4mm x 4mm package dimensions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 figure 6.2 16-pin qfn 4mm x 4mm package drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 figure 6.3 16-pin qfn 4mm x 4mm pcb footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 6 smsc emc1428 datasheet list of tables table 1.1 emc1428 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 table 1.2 pin type. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 2.1 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 2.2 electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 2.3 smbus electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 3.1 protocol format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 3.2 write byte protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 3.3 read byte protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 3.4 send byte protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 3.5 receive byte protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 3.6 alert response address protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 3.7 address select decode on sys_shdn pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 table 4.1 v trip resistor settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 table 4.2 supply current vs. conversion rate for emc1428 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 table 5.1 register set in hexadecimal order . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 table 5.2 temperature data registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 5.3 temperature data format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 5.4 status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 5.5 configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 5.6 conversion rate register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 5.7 conversion rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 5.8 maximum conversion rate per temperature channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 5.9 temperature limit registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 5.10 therm hysteresis register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 5.11 therm limit registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 5.12 external diode fault register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 5.13 trip_set reading register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 table 5.14 software thermal shutdown configuration register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 5.15 hardware thermal shutdown limit register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 5.16 channel interrupt mask register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 table 5.17 consecutive alert register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 table 5.18 consecutive alert settings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 table 5.19 beta configuration register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 table 5.20 beta compensation look up table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 table 5.21 hottest temperature registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 table 5.22 hottest temperature register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 table 5.23 high limit status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 table 5.24 low limit status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 table 5.25 therm limit status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 table 5.26 rec configuration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 table 5.27 hottest configuration register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 table 5.28 channel configuration register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 table 5.29 filter control register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 table 5.30 product id register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 table 5.31 manufacturer id register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 table 5.32 revision register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 table 7.1 customer revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 7 revision 0.69 (06-29-09) datasheet chapter 1 pin description figure 1.1 emc1428 pin diagram table 1.1 emc1428 pin description pin number name function type 1 dp1 dp1 - external diode 1 positive (anode) connection. aio 2 dn1 external diode 1 negative (cathode) connection. aio 3 dp2 / dn3 external diode 2 positive (anode) connection and external diode 3 negative (cathode) connection aio 4 dn2 / dp3 external diode 2 negative (cathode) connection and external diode 3 positive (anode) connection aio 5 trip_set voltage input to set critical / thermal shutdown temperature aio emc1428 16 qfn smdata smclk 1 2 3 4 vdd dp1 dn1 dp2 / dn3 12 11 10 9 16 15 14 13 5 6 7 8 dn2 / dp3 dp4 / dn5 dn4 / dp5 gnd trip_set dp6 / dn7 dn6 / dp7 n/c alert sys_shdn
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 8 smsc emc1428 datasheet the pin types are described below. all pins labelled (5v) are 5v tolerant. application note: for the 5v tolerant pins that have a pull-up resistor, the voltage difference between vdd and the pull-up voltage must never exceed 3.6v. 6 sys_shdn active low system shutdown output signal - requires pull-up resistor emc1428-7 - the pull-up resistor is used to determine smbus address od (5v) 7alert active low interrupt - requires pull-up resistor od (5v) 8 gnd ground connection power 9 dn4 / dp5 external diode 4 negative (cathode) connection and external diode 5 positive (anode) connection aio 10 dp4 / dn5 external diode 4 positive (anode) connection and external diode 5 negative (cathode) connection aio 11 smdata smbus data input/output - requires pull-up resistor diod (5v) 12 smclk smbus clock input - requires pull-up resistor di (5v) 13 n/c not used - connect to ground - see emc1428 anomaly sheet n/a 14 dn6 / dp7 external diode 6 negative (cathode) connection and external diode 7 positive (anode) connection aio 15 dp6 / dn7 external diode 6 positive (anode) connection and external diode 7 negative (cathode) connection aio 16 vdd power supply power table 1.2 pin type pin type function power used to supply either vdd or gnd to the device di 5v tolerant digital input od 5v tolerant open drain digital output. requires a pull-up resistor diod 5v tolerant bi-directional digital input / open-drain output. requires a pull-up resistor. aio analog input / output used for external diodes or analog inputs table 1.1 emc1428 pin description (continued) pin number name function type
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 9 revision 0.69 (06-29-09) datasheet chapter 2 electrical specifications 2.1 absolute maximum ratings note: stresses at or above those listed could cause pe rmanent damage to the device. this is a stress rating only and functional operation of the devic e at any other condition above those indicated in the operation sections of this specification is not implied. when powering this device from laboratory or system power supplie s, it is important that the absolute maximum ratings not be exceeded or device failure can result. some po wer supplies exhibit voltage spikes on their outputs when the ac power is switched on or off. in addition, voltage transients on the ac power line may appear on the dc output. if this po ssibility exists, it is suggested that a clamp circuit be used. note 2.1 for the 5v tolerant pins that have a pull-up resistor, the pull-up voltage must not exceed 3.6v when the device is unpowered. 2.2 electrical specifications table 2.1 absolute maximum ratings description rating unit supply voltage (v dd ) -0.3 to 4.0 v voltage on 5v tolerant pins (v 5vt_pin ) -0.3 to 5.5 v voltage on 5v tolerant pins (|v 5vt_pin - v dd |) (see note 2.1 ) -0.3 to 3.6 v voltage on any other pin to ground -0.3 to v dd +0.3 v operating temperature range -40 to +125 c storage temperature range -55 to +150 c lead temperature range refer to jedec spec. j-std- 020 package thermal characteristics for qfn-16 thermal resistance ( j-a )50c/w esd rating, all pins hbm 2000 v table 2.2 electrical specifications v dd = 3.0v to 3.6v, t a = -40c to 125c, all typical values at t a = 27c unless otherwise noted. characteristic symbol min typ max units conditions dc power supply voltage v dd 3.0 3.3 3.6 v supply current i dd 450 600 ua 1 conversion / sec, dynamic averaging disabled supply current i dd 900 1200 ua 4 conversions / sec, dynamic averaging enabled
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 10 smsc emc1428 datasheet note 2.2 if a 1% resistor is used for rset, then it is guaranteed to decode as shown in ta b l e 4 . 1 . internal temperature monitor temperature accuracy 0.25 1 c 0c < t a < 100c 2 c -40c < t a < 125c temperature resolution 0.125 c external temperature monitor temperature accuracy 0.25 1 c +40c < t diode < +110c 0c < t a < 110c 0.5 2 c -40c < t diode < 127c temperature resolution 0.125 c conversion time all channels t conv 190 ms default settings capacitive filter c filter 2.2 2.7 nf connected across external diode resistance error correction r series 100 in series with dp and dn lines trip_set measurement decoded temperature accuracy t set 0.5 c r set = 1% resistor (see note 2.2 ) alert and sys_shdn pins output low voltage v ol 0.4 v i sink = 8ma leakage current i leak 5 ua powered or unpowered t a < 85c pull-up voltage < 3.6v power up timing first conversion ready t conv_f 300 ms time after power up before all channels updated with valid data smbus delay t smb_d 15 ms delay before smbus communications should be sent by host table 2.2 electrical specifications (continued) v dd = 3.0v to 3.6v, t a = -40c to 125c, all typical values at t a = 27c unless otherwise noted. characteristic symbol min typ max units conditions
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 11 revision 0.69 (06-29-09) datasheet 2.3 smbus electrical characteristics table 2.3 smbus elect rical specifications v dd = 3.0v to 3.6v, t a = -40c to 125c, all typical values are at t a = 27c unless otherwise noted. characteristic symbol min typ max units conditions smbus interface input high voltage v ih 2.0 v dd v 5v tolerant input low voltage v il -0.3 0.8 v 5v tolerant input high/low current i ih / i il 5 ua powered or unpowered t a < 85c hysteresis 420 mv input capacitance c in 5pf output low sink current i ol 8.2 15 ma smdata = 0.4v smbus timing clock frequency f smb 10 400 khz spike suppression t sp 50 ns bus free time start to stop t buf 1.3 us hold time: start t hd:sta 0.6 us setup time: start t su:sta 0.6 us setup time: stop t su:stp 0.6 us data hold time t hd:dat 0.3 us data setup time t su:dat 100 ns clock low period t low 1.3 us clock high period t high 0.6 us clock/data fall time t fall 300 ns min = 20+0.1c load ns clock/data rise time t rise 300 ns min = 20+0.1c load ns f smb > 100khz clock/data rise time t rise 1000 ns min = 20+0.1c load ns f smb < 100khz capacitive load c load 400 pf per bus line
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 12 smsc emc1428 datasheet chapter 3 system management bus interface protocol 3.1 system management bus interface protocol the emc1428 communicate with a host controller, su ch as an smsc sio, through the smbus. the smbus is a two-wire serial communication prot ocol between a computer host and its peripheral devices. a detailed timing diagram is shown in figure 3.1 . the emc1428 are smbus 2.0 compatible and support send byte, read byte, write byte, receive byte, and the alert response address as valid protocols as shown below. all of the below protocols use the convention in ta b l e 3 . 1 . attempting to communicate with t he emc1428 smbus interface with an invalid slave address or invalid protocol will result in no response from the devic e and will not affect its register contents. stretching of the smclk signal is support ed, provided other devices on the smbus control the timing. 3.2 write byte the write byte is used to write one byte of data to the registers as shown below table 3.2 : figure 3.1 smbus timing diagram table 3.1 protocol format data sent to device data sent to the host table 3.2 write byte protocol start slave address wr ack register address ack register data ack stop 1 -> 0 1001_100 0 0 xxh 0 xxh 0 0 -> 1 smdata smclk t low t rise t high t fall t buf t hd:sta p s s - start condition p - stop condition t hd:dat t su:dat t su:sta t hd:sta p t su:sto s
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 13 revision 0.69 (06-29-09) datasheet 3.3 read byte the read byte protocol is used to read one byte of data from the registers as shown in table 3.3 . 3.4 send byte the send byte protocol is used to set the internal address register pointer to the correct address location. no data is transferred during the send byte protocol as shown in ta b l e 3 . 4 . 3.5 receive byte the receive byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g. set via send byte). this is used for consecutive reads of the same register as shown in ta b l e 3 . 5 . 3.6 alert response address the alert output can be used as a proce ssor interrupt or as an smbus alert. when it detects that the alert pin is asserted, the host will send the alert response address (ara) to the general address of 000_1100b. all devices with active interrupts will respond with their client address as shown in table 3.6 . table 3.3 read byte protocol start slave address wr ack register address ack start slave address rd ack register data nack stop 1-> 0 1001_100 0 0 xxh 0 0 -> 1 1001_100 1 0 xxh 1 0 -> 1 table 3.4 send byte protocol start slave address wr ack register address ack stop 1 -> 0 1001_100 0 0 xxh 0 1 -> 0 table 3.5 receive byte protocol start slave address rd ack register data nack stop 1 -> 0 1001_100 1 0 xxh 1 1 -> 0 table 3.6 alert response address protocol start alert response address rd ack device address nack stop 1 -> 0 0001_100 1 0 1001_1000 1 1 -> 0
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 14 smsc emc1428 datasheet the emc1428 will respond to the ara in the following way: 1. send slave address and verify that full slav e address was sent (i.e. the smbus communication from the device was not prematurely stopped due to a bus contention event). 2. set the mask bit to clear the alert pin. application note: the ara does not clear the status register and if the mask bit is cleared prior to the status register being cleared, the alert pin will be reasserted. 3.7 smbus address the emc1428-1 devices respond to the 7-bit slave address 1001_100xb. the emc1428-6 will respond to the 7-bit slave address 1001_101xb. the emc1428-7 slave address is determined at power up via the pull-up resistor on the sys_shdn pin as shown in table 3.7 . note: other addresses are available. contact smsc for more information. 3.8 smbus timeout the emc1428 support smbus timeout. if the clock line is held low for longer than 30ms, the device will reset its smbus protocol. this function can be enabled by setting the timeout bit in the consecutive alert register (see section 5.14 ). table 3.7 address select decode on sys_shdn pin pull up resistor smbus address 4.7k ohm 5% 1001_000xb 6.8k ohm 5% 1001_001xb 10k ohm 5% 1001_010xb 15k ohm 5% 1001_011xb 22k ohm 5% 1001_100xb 33k ohm 5% 1001_101xb
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 15 revision 0.69 (06-29-09) datasheet chapter 4 product description the emc1428 is an smbus temperature sensor wit h hardware critical / thermal shutdown support. the emc1428 monitors up to seven (7) external diodes and one internal diode. thermal management is performed in cooperation with a host device. this consists of the host reading the temperature data of both the external and inte rnal temperature diodes of the emc1428 and using that data to control the speed of one or more fans. the emc1428 device has two levels of monitoring. the first provides a maskable alert signal to the host when measured temperatures meet or exce ed user programmable limits. this allows the emc1428 to be used as an independent thermal watc hdog to warn the host of temperature hot spots without constant monitoring by the host. the second level of monitoring asserts the sys_shdn pin when the external diode 1 temperature meets or exceeds a hardware specified threshold temperature. additionally, any of the external diode channels can be configured to assert the sys_shdn pin when the measured temperature meets or exceeds user programmable limits. because the emc1428 automatically corrects for temperature errors due to series resistance in temperature diode lines, there is greater flexibilit y in where external diodes are positioned and better measurement accuracy than previously available devic es without resistance error correction. as well, the automatic beta detection feat ure means that there is no need to program the device according to which type of diode is present. therefore, the device can power up ready to operate for any system configuration including those diodes that require the bjt or transistor model. figure 4.1 shows a system level block diagram of the emc1428. . figure 4.1 system diagram for emc1428 cpu emc1428 host smbus interface dp1 dn1 dp2 / dn3 dn2 / dp3 dp4 / dn5 dn4 / dp5 optional apd optional apd dp6 / dn7 dn6 / dp7 optional apd sys_shdn precision r 1% rset vdd vdd n/c trip_set smclk smdata alert
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 16 smsc emc1428 datasheet 4.1 alert output the alert pin is an open drain output and has two modes of operation: interrupt mode and comparator mode. the mode of the alert output is selected via the alert / comp bit in the configuration register. 4.1.1 alert pin interrupt mode when configured to operate in interrupt mode, the alert pin asserts low when an out of limit measurement (> high limit or < low limit) is detected on any diode or when a diode fault is detected. the alert pin will remain asserted as long as an out-of -limit condition remains. once the out-of-limit condition has been removed, the alert pin will remain asserted until the appropriate status bits are cleared. each channel is subject to the fault queue (see section 5.14 ). the alert pin can be masked by setting the mask bit. once the alert pin has been masked, it will be de-asserted and remain de-asserted until the mask bit is cl eared by the user. any interrupt conditions that occur while the alert pin is masked will update the status register normally. the alert pin is used as an interrupt signal or as an smbus alert signal that allows an smbus slave to communicate an error condition to the master. one or more alert outputs can be hard-wired together. 4.1.2 alert pin comparator mode when the alert pin is configured to operate in comparator mode it will be asserted if any of the measured temperatures meets or ex ceeds the respective high limit or drops below the respective low limit. the alert pin will remain asserted until all temperatures drop below the corresponding high limit minus the therm hysteresis value. when the alert pin is asserted in comparator mode, the corresponding status bits will be set. reading these bits will not clear them until the alert pin is deasserted. once the alert pin is deasserted, the status bits will be automatically cleared. the mask bit will not block the alert pin in this mode, however the individual channel masks (see section 5.13 ) will prevent the respective channel from asserting the alert pin. in addition, each channel is subject to the fault queue (see section 5.14 ). 4.2 sys_shdn output the sys_shdn output is asserted independently of the alert output and cannot be masked. if the external diode 1 temperature exceeds the hardwa re critical / thermal shutdown limit for the programmed number of consecutiv e measurements, then the sys_shdn pin is asserted. the hardware critical / thermal shutdown limit is defined by the trip_set pin as described in section 4.3 . in addition to exte rnal diode 1 channel triggering the sys_shdn pin when the measured temperature exceeds to the hardware critical / thermal sh utdown limit, each of t he temperature measurement channels can be configured to assert the sys_shdn pin when they exceed the corresponding therm limit. when the sys_shdn pin is asserted, it will not release un til the external diode 1 temperature drops below the hardware thermal shutdown limit minus 10c and all other measured temperatures drop below the therm limit minus the therm h ysteresis value (when linked to sys_shdn ). the external diode 1 channel and any software enabled channels are subject to the fault queue such that the error must exceed the threshold for on e to four consecutive measurements before the sys_shdn pin is asserted. figure 4.2 shows a block diagram of the interaction between the input channels and the sys_shdn pin.
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 17 revision 0.69 (06-29-09) datasheet 4.3 trip_set pin the emc1428?s trip_set pin is an input to the critical / thermal shutdown logic block which sets the critical / thermal shutdown temperature. the syst em designer creates a voltage level at this input through a simple resistor connected to gnd as shown in figure 4.3 . the value of this resistor is used to create an input voltage on the trip_set pin wh ich is translated into a temperature ranging from 65c to 127c as enumerated in ta b l e 4 . 1 . application note: current only flows when the trip_set pin is being monitored. at all other times, the internal reference voltage is removed and the trip_set pin will be pulled down to ground. application note: the trip_set pin circuitry is designed to use a 1% resistor externally. using a 1% resistor will result in the thermal / critical shutdown temperature being decoded correctly. if a 5% resistor is used, then the thermal / critic al shutdown temperature may be decoded with as much as 1c error. application note: note that an open condition on the trip _set pin will be decoded as a minimum temperature threshold level. figure 4.2 block diagram of hardware thermal shutdown temperature conversion hw_shdn h/w thermal shutdown sensor hardware thermal shutdown s/w set sensor smbus traffic sw_shdn s/w set sensor sys_shdn temperature conversion and up to 8 therm limit registers software shutdown enable 3.3v internal d iode . . . voltage conversion trip_set
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 18 smsc emc1428 datasheet figure 4.3 vset circuit table 4.1 v trip resistor settings temp (c) rset ( ) temp (c) rset ( ) 65 0.0 97 1240.0 66 28.7 98 1330.0 67 48.7 99 1400.0 68 69.8 100 1500.0 69 90.9 101 1580.0 70 113.0 102 1690.0 71 137.0 103 1820.0 72 158.0 104 1960.0 73 182.0 105 2050.0 74 210.0 106 2210.0 75 237.0 107 2370.0 76 261.0 108 2550.0 77 294.0 108 2740.0 78 324.0 110 2940.0 79 348.0 111 3160.0 80 383.0 112 3480.0 81 412.0 113 3740.0 emc1428 buffer adc reference voltage precision resistor 1% vset resistor 0.1uf (optional)
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 19 revision 0.69 (06-29-09) datasheet 4.4 consecutive alerts the emc1428 contains multiple consecutive alert c ounters. one set of counters applies to the alert pin and the second set of co unters applies to the sys_shdn pin. each temperature measurement channel has a separate consecutive alert counter for each of the interrupt conditions (high, low, diode fault). all counters are user programmable and det ermine the number of consecutive measurements that a temperature channel(s) must be out-of-limit or reporting a diode fault before the corresponding status bit is set or pin is asserted. see section 5.14 for more details on the consecutive alert function. 4.5 temperature monitoring the emc1428 can monitor the temperature of up to seven (7) externally connected diodes as well as the internal or ambient temperature. each channel is configured with the following features enabled or disabled based on user settings and system requirements. application note: when measuring a 45nm cpu diode, the report ed temperature has an error of approximately +1.5c at 100c. this error is related to non-perfect ideality in the cpu diode. 4.5.1 resistance error correction the emc1428 includes active resistance error correction to remove the effect of up to 100 ohms of series resistance. without this aut omatic feature, voltage developed across the parasitic resistance in the remote diode path causes the temperature to read higher than the true temperature is. the error induced by parasitic resistance is approximately +0.7 c per ohm. sources of series resistance include bulk resistance in the remote temperature transis tor junctions, series resistance in the cpu, and resistance in the printed circuit board traces and package leads. resistance error correction in the 82 453.0 114 4120.0 83 487.0 115 4530.0 84 523.0 116 4990.0 85 562.0 117 5490.0 86 604.0 118 6040.0 87 649.0 119 6810.0 88 698.0 120 7870.0 89 750.0 121 9090.0 90 787.0 122 10700.0 91 845.0 123 12700.0 92 909.0 124 15800.0 93 953.0 125 20500.0 94 1020.0 126 29400.0 95 1100.0 127 49900.0 96 1150.0 65 open table 4.1 v trip resistor settin gs (continued) temp (c) rset ( ) temp (c) rset ( )
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 20 smsc emc1428 datasheet emc1428 eliminates the need to characterize and compensate for parasitic resistance in the remote diode path. 4.5.2 beta compensation the forward current gain, or beta, of a transistor is not constant as emitter currents change. as well, it is not constant over changes in temperature. the variation in beta causes an error in temperature reading that is proportional to absolute temperat ure. compensating for this error is also known as implementing the bjt or transistor model for temperature measurement. for discrete transistors configured with the collect or and base shorted together, the beta is generally sufficiently high such that the percent change in beta variation is very small. for example, a 10% variation in beta for two forced emitter currents with a transistor whose ideal beta is 50 would contribute approximately 0.25c error at 100c. however for s ubstrate transistors where the base-emitter junction is used for temperature measurement and the collector is tied to the substrate, the proportional beta variation will cause large error. for example, a 10% variation in beta for two forced emitter currents with a transistor whose ideal beta is 0.5 would contribute approximately 8.25c error at 100c. the beta compensation circuitry in the emc1428 corrects for this beta variation to eliminate any error which would normally be induced. it automatically detects the appropriate beta setting to use. 4.5.3 digital averaging to reduce the effect of noise and temperature spikes on the reported temperature, all of the external diode channels use digital averaging. this averaging acts as a running avera ge using the previous four measured values. the default setting is to have digital averaging disabled for all channels. it can be enabled for each channel individually by the filter control register (see section 5.24 ). 4.5.4 ?hottest of? comparison at the end of every measurement cycle, the emc142 8 compares all of the user selectable external diode channels to determine which of these channels is reporting the hottest temperature. the hottest temperature is stored in th e hottest temperature registers and the appropriate status bit in the hottest status register is set. as an optional feature, the emc1428 can also flag an event if the hottest temperature channel changes. for example, suppose that external diode channels 1, 3, and 4 are programmed to be compared in the ?hottest of? comparison. if the external diode 1 channel reports the hottest temperature of the three, its temperatur e is copied into the hott est temperature registers (in addition to the external diode 1 temperature regist ers) and it is flagged in the hottest status bit. if, on the next measurement, the external diode 3 channel temperature has in creased such that it is now the hottest temperature, the em c1428 can flag this event as an in terrupt condition and assert the alert pin. 4.5.5 conversion rates the emc1428 may be configured for different c onversion rates based on the system requirements. the conversion rate is configured as described in section 5.5 . the default conversion rate is 4 conversions per second. other availa ble conversion rates are shown in ta b l e 5 . 7 . 4.5.6 dynamic averaging dynamic averaging causes the emc1428 to measure the external diode channels for an extended time based on the selected conversion rate. this functionality can be disabled for increased power savings at the lower conversion rates (see section 5.5 ). when dynamic averaging is enabled, the device will automatically adjust the sampling and measurement time for the external diode channels. this allows the device to average 2x or 4x longer than the normal 11 bit operation (nominally 21ms per channel) while still maintaining the selected conversion ra te. the benefits of dynamic averaging are improved
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 21 revision 0.69 (06-29-09) datasheet noise rejection due to the longer integration time as well as less random variation of the temperature measurement. when enabled, the dynamic averaging will affect the average supply current based on the chosen conversion rate as shown in ta b l e 4 . 2 for emc1428. 4.6 diode connections the diode connection for the external diode 1 chan nel is determined bas ed on the selected device. for the emc1428, this channel can support a diod e-connected transistor (such as a 2n3904) or a substrate transistor (such as those found in an cpu or gpu) as shown in figure 4.4 . anti-parallel diodes are not supported on the external diode 1 channel. table 4.2 supply current vs. conversion rate for emc1428 conversion rate average supply current averaging factor (based on 11-bit operation) dynamic averaging enabled (default) dynamic averaging disabled dynamic averaging enabled (default) dynamic averaging disabled 1 / sec 715ua 450ua 4x 1x 2 / sec 750ua 550ua 2x 1x 4 / sec (default) 900ua 815ua 1x 1x continuous (see table 5.8 ) 950ua 950ua 0.5x 0.5x figure 4.4 diode connections local ground to dp typical remote substrate transistor i.e. cpu substrate pnp typical remote discrete pnp transistor i.e. 2n3906 typical remote discrete npn transistor i.e. 2n3904 to dn to dp to dn to dp to dn
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 22 smsc emc1428 datasheet 4.6.1 diode faults the emc1428 actively detects an open and short condition on each measurement channel. when a diode fault is detected, the temperature data msbyte is forced to a value of 80h and the fault bit is set in the status register. when an external diode channel is configured to operate in apd mode, the circuitry will detect independent open fault conditions, however a short condition will be shared between the apd channels.
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 23 revision 0.69 (06-29-09) datasheet chapter 5 register description the registers shown in ta b l e 5 . 1 are accessible through the smbus. an entry of ?-? indicates that the bit is not used and will always read ?0?. table 5.1 register set in hexadecimal order register address r/w register name function default value page 00h r internal diode data high byte stores the integer data for the internal diode 00h page 28 01h r external diode 1 data high byte stores the integer data for the external diode 1 00h page 28 02h r-c status stores the status bits for the internal diode and external diodes 00h page 29 03h r/w configuration controls the general operation of the device (mirrored at address 09h) 00h page 30 04h r/w conversion rate controls the conversion rate for updating temperature data (mirrored at address 0ah) 06h (4/sec) page 30 05h r/w internal diode high limit stores the 8-bit high limit for the internal diode (mirrored at address 0bh) 55h (85c) page 31 06h r/w internal diode low limit stores the 8-bit low limit for the internal diode (mirrored at address 0ch) 00h (0c) page 31 07h r/w external diode 1 high limit high byte stores the integer portion of the high limit for the external diode 1 (mirrored at register 0dh) 55h (85c) page 31 08h r/w external diode 1 low limit high byte stores the integer portion of the low limit for the external diode 1 (mirrored at register 0eh) 00h (0c) page 31 09h r/w configuration controls the general operation of the device (mirrored at address 03h) 00h page 30 0ah r/w conversion rate controls the conversion rate for updating temperature data (mirrored at address 04h) 06h (4/sec) page 30 0bh r/w internal diode high limit stores the 8-bit high limit for the internal diode (mirrored at address 05h) 55h (85c) page 31 0ch r/w internal diode low limit stores the 8-bit low limit for the internal diode (mirrored at address 06h) 00h (0c) page 31 0dh r/w external diode 1 high limit high byte stores the integer portion of the high limit for the external diode 1 (mirrored at register 07h) 55h (85c) page 31
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 24 smsc emc1428 datasheet 0eh r/w external diode 1 low limit high byte stores the integer portion of the low limit for the external diode 1 (mirrored at register 08h) 00h (0c) page 31 10h r external diode 1 data low byte stores the fractional data for the external diode 1 00h page 28 13h r/w external diode 1 high limit low byte stores the fractional portion of the high limit for the external diode 1 00h page 31 14h r/w external diode 1 low limit low byte stores the fractional portion of the low limit for the external diode 1 00h page 31 15h r/w external diode 2 high limit high byte stores the integer portion of the high limit for external diode 2 55h (85c) page 31 16h r/w external diode 2 low limit high byte stores the integer portion of the low limit for external diode 2 00h (0c) page 31 17h r/w external diode 2 high limit low byte stores the fractional portion of the high limit external diode 2 00h page 31 18h r/w external diode 2 low limit low byte stores the fractional portion of the low limit for external diode 2 00h page 31 19h r/w external diode 1 therm limit stores the 8-bit critical temperature limit for the external diode 1 55h (85c) page 34 1ah r/w external diode 2 therm limit stores the 8-bit critical temperature limit for external diode 2 55h (85c) page 34 1bh r-c external diode fault stores status bits indicating which external diode detected a diode fault 00h page 35 1ch r trip_set voltage voltage measured on the trip_set pin to determine the critical / thermal shutdown threshold 00h page 35 1dh r/w sys_shdn configuration controls which software channels, if any, are linked to the sys_shdn pin 00h page 36 1eh r hardware thermal shutdown limit when read, returns the selected hardware thermal shutdown limit n/a page 36 1fh r/w interrupt mask register controls the masking of individual channels f0h page 37 20h r/w internal diode therm limit stores the 8-bit critical temperature limit for the internal diode 55h (85c) page 34 21h r/w therm hysteresis stores the 8-bit hysteresis value that applies to all therm limits 0ah (10c) page 34 22h r/w consecutive alert controls the number of out-of-limit conditions that must occur before the status bit is asserted 70h page 37 23h r external diode 2 data high byte stores the integer data for external diode 2 00h page 28 table 5.1 register set in hexadecimal order (continued) register address r/w register name function default value page
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 25 revision 0.69 (06-29-09) datasheet 24h r external diode 2 data low byte stores the fractional data for external diode 2 00h page 28 25h r external diode 1 beta configuration stores the beta compensation circuitry settings for external diode 1 08h page 39 26h r/w external diode 2 beta configuration stores the beta compensation circuitry settings for external diode 2 08h page 39 29h r internal diode data low byte stores the fractional data for the internal diode 00h page 28 2ah r external diode 3 high byte stores the integer data for external diode 3 00h page 28 2bh r external diode 3 low byte stores the fractional data for external diode 3 00h page 28 2ch r/w external diode 3 high limit high byte stores the integer portion of the high limit for external diode 3 55h (85c) page 31 2dh r/w external diode 3 low limit high byte stores the integer portion of the low limit for external diode 3 00h (0c) page 31 2eh r/w external diode 3 high limit low byte stores the fractional portion of the high limit for external diode 3 00h page 31 2fh r/w external diode 3 low limit low byte stores the fractional portion of the low limit for external diode 3 00h page 31 30h r/w external diode 3 therm limit stores the 8-bit critical temperature limit for external diode 3 55h (85c) page 34 32h r hottest diode high byte stores the integer data for the hottest temperature 00h page 40 33h r hottest diode low byte stores the fractional data for the hottest temperature 00h page 40 34h r-c hottest status status bits indicating which external diode is hottest 00h page 40 35h r-c high limit status status bits for the high limits 00h page 41 36h r-c low limit status status bits for the low limits 00h page 41 37h r therm limit status status bits for the therm limits 00h page 42 39h r/w rec configuration controls rec for all channels 00h page 43 3ah r/w hottest config controls which external diode channels are used in the ?hottest of ?comparison 00h page 43 3bh r/w channel config controls which channels are enabled 00h page 44 40h r/w filter control controls t he digital filter setting for the external diode 1 channel 00h page 44 table 5.1 register set in hexadecimal order (continued) register address r/w register name function default value page
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 26 smsc emc1428 datasheet 41h r external diode 4 data high byte stores the integer data for the external diode 4 channel 00h page 28 42h r external diode 4 data low byte stores the fractional data for the external diode 4 channel 00h page 28 43h r external diode 5 data high byte stores the integer data for the external diode 5 channel 00h page 28 44h r external diode 5 data low byte stores the fractional data for the external diode 5 channel 00h page 28 45h r external diode 6 data high byte stores the integer data for the external diode 6 channel 00h page 28 46h r external diode 6 data low byte stores the fractional data for the external diode 6 channel 00h page 28 47h r external diode 7 data high byte stores the integer data for the external diode 7 channel 00h page 28 48h r external diode 7 data low byte stores the fractional data for the external diode 7 channel 00h page 28 50h r/w external diode 4 high limit high byte stores the integer data for the high limit for the external diode 4 channel 55h (85c) page 31 51h r/w external diode 4 low limit high byte stores the integer data for the low limit for the external diode 4 channel 00h (0c) page 31 52h r/w external diode 4 high limit low byte stores the fractional data for the low limit for the external diode 4 channel 00h page 31 53h r/w external diode 4 low limit low byte stores the fractional data for the low limit for the external diode 4 channel 00h page 31 54h r/w external diode 5 high limit high byte stores the integer data for the high limit for the external diode 5 channel 55h (85c) page 31 55h r/w external diode 5 low limit high byte stores the integer data for the low limit for the external diode 5 channel 00h (0c) page 31 56h r/w external diode 5 high limit low byte stores the fractional data for the low limit for the external diode 5 channel 00h page 31 57h r/w external diode 5 low limit low byte stores the fractional data for the low limit for the external diode 5 channel 00h page 31 58h r/w external diode 6 high limit high byte stores the integer data for the high limit for the external diode 6 channel 55h (85c) page 31 table 5.1 register set in hexadecimal order (continued) register address r/w register name function default value page
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 27 revision 0.69 (06-29-09) datasheet 59h r/w external diode 6 low limit high byte stores the integer data for the low limit for the external diode 6 channel 00h (0c) page 31 5ah r/w external diode 6 high limit low byte stores the fractional data for the low limit for the external diode 6 channel 00h (0c) page 31 5bh r/w external diode 6 low limit low byte stores the fractional data for the low limit for the external diode 6 channel 00h (0c) page 31 5ch r/w external diode 7 high limit high byte stores the integer data for the high limit for the external diode 7 channel 55h (85c) page 31 5dh r/w external diode 7 low limit high byte stores the integer data for the low limit for the external diode 7 channel 00h (0c) page 31 5eh r/w external diode 7 high limit low byte stores the fractional data for the low limit for the external diode 7 channel 00h page 31 5fh r/w external diode 7 low limit low byte stores the fractional data for the low limit for the external diode 7 channel 00h page 31 64h r/w external diode 4 therm limit stores the 8-bit critical temperature limit for external diode 4 55h (85c) page 31 65h r/w external diode 5 therm limit stores the 8-bit critical temperature limit for external diode 5 55h (85c) page 31 66h r/w external diode 6 therm limit stores the 8-bit critical temperature limit for external diode 6 55h (85c) page 31 67h r/w external diode 7 therm limit stores the 8-bit critical temperature limit for external diode 7 55h (85c) page 31 71h r/w external diode 4 beta configuration stores the beta compensation circuitry settings for external diode 4 08h page 39 72h r/w external diode 6 beta configuration stores the beta compensation circuitry settings for external diode 6 08h page 39 fdh r product id - emc1428 stores a fixed value that identifies each product 29h page 45 feh r manufacturer id stores a fixed value that represents smsc 5dh page 45 ffh r revision stores a fixed value that represents the revision number 01h page 45 table 5.1 register set in hexadecimal order (continued) register address r/w register name function default value page
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 28 smsc emc1428 datasheet 5.1 data read interlock when any temperature channel high byte register is read, the corresponding low byte is copied into an internal ?shadow? register. the user is free to r ead the low byte at any time and be guaranteed that it will correspond to the previously read high byte. regardless if the low byte is read or not, reading from the same high byte register again will auto matically refresh this stored low byte data. 5.2 temperature data registers table 5.2 temperature data registers addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 00h r internal diode high byte sign 64 32 16 8 4 2 1 00h 29h r internal diode low byte 0.5 0.25 0.125 - - - - - 00h 01h r external diode 1 high byte sign 64 32 16 8 4 2 1 00h 10h r external diode 1 low byte 0.5 0.25 0.125 - - - - - 00h 23h r external diode 2 high byte sign 64 32 16 8 4 2 1 00h 24h r external diode 2 low byte 0.5 0.25 0.125 - - - - - 00h 2ah r external diode 3 high byte sign 64 32 16 8 4 2 1 00h 2bh r external diode 3 low byte 0.5 0.25 0.125 - - - - - 00h 41h r external diode 4 high byte sign 64 32 16 8 4 2 1 00h 42h r external diode 4 low byte 0.5 0.25 0.125 - - - - - 00h 43h r external diode 5 high byte sign 64 32 16 8 4 2 1 00h 44h r external diode 5 low byte 0.5 0.25 0.125 - - - - - 00h 45h r external diode 6 high byte sign 64 32 16 8 4 2 1 00h 46h r external diode 6 low byte 0.5 0.25 0.125 - - - - - 00h 47h r external diode 7 high byte sign 64 32 16 8 4 2 1 00h 48h r external diode 7 low byte 0.5 0.25 0.125 - - - - - 00h
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 29 revision 0.69 (06-29-09) datasheet all temperatures are stored as an 11-bit value with the high by te representing the integer value and the low byte representing the fractional value left justified to occupy the msbits. the data format is standard 2?s complement from -64c to 127.875c as shown in table 5.3 . 5.3 status register the status register reports general error condit ions. to identify specific channels, refer to section 5.9 , section 5.18 , section 5.19 , and section 5.20 . the individual status register bits (except hottest) are cleared when the appropriate high limit, low limit, or therm limit register has been read or cleared. bit 7 - busy - this bit indicates that the adc is currently converting. this bit does not cause the alert pin to be asserted. bit 6 - hottest - this bit is set if the rem_hot bit (see section 5.23 ) is set and the hottest channel changes. this bit is cleared when the register is read. bit 4 - high - this bit is set when any of the temperature channels meets or exceeds its programmed high limit. see the high limit status register for specific channel information ( section 5.18 ). when set, this bit will assert the alert pin. bit 3 - low - this bit is set when any of the temperature channels drops below its programmed low limit. see the low limit status register for specific channel information ( section 5.19 ). when set, this bit will assert the alert pin. table 5.3 temperature data format temperature (c) binary hex (as read by registers) diode fault 1000_0000_000b 80_00h -64 1100_0000_000b c0_00h -63.875 1100_0000_001b c0_20h -1 1111_1111_000b ff_00h -0.125 1111_1111_111b ff_e0h 0 0000_0000_000b 00_00h 0.125 0000_0000_001b 00_20h 1 0000_0001_000b 01_00h 63 0011_1111_000b 3f_00h 64 0100_0000_000b 40_00h 127 0111_1111_000b 7f_00h 127.875 0111_1111_111b 7f_e0h table 5.4 status register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 02h r status busy hot test -highlowfault sw_ sys hwsd 00h
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 30 smsc emc1428 datasheet bit 2 - fault - this bit is asserted when a diode fault is detected on any of the external diode channels. see the external diode fault regi ster for specific channel information ( section 5.9 ). when set, this bit will assert the alert pin. bit 1 - sw_sys - this bit is set when any of the exte rnal diode channels meet or exceed the respected therm limits. see the therm status register for specific channel information ( section 5.20 ) bit 0 - hwsd - this bit is set when the external diode 1 temperature meets or exceeds the hardware critical / thermal shutdown limit. w hen set, this bit will assert the sys_shdn pin. this bit is cleared when read if the sys_shdn pin has been released. 5.4 configuration register the configuration register controls the basic operati on of the device. this register is fully accessible at either address. bit 7 - mask_all - masks the alert pin from asserting. ? ?0? (default) - the alert pin is not masked. if any of the appropriate status bits are set the alert pin will be asserted. ? ?1? - the alert pin is masked. it will not be asserted for any interrupt cond ition. the status registers will be updated normally. bit 5 - alert/comp - controls the operation of the alert pin. ? ?0? (default) - the alert pin acts as described in section 4.1.1 . ? ?1? - the alert pin acts in comparator mode as described in section 4.1.2 . in this mode the mask_all bit is ignored. bit 1 - davg_dis - disables the dynamic aver aging feature on all temperature channels (see section 4.5.6 ). ? ?0? (default) - the dynamic averaging feature is enabled. all temperature c hannels will be converted with an averaging factor that is based on the conversion rate as shown in ta b l e 4 . 2 . ? ?1? - the dynamic averaging featur e is disabled. all temperature channels will be converted with a maximum averaging factor of 1x (e quivalent to 11-bit conversion). for higher conversion rates (i.e. more conversions per second), this aver aging factor will be reduced as shown in ta b l e 4 . 2 . 5.5 conversion rate register table 5.5 configuration register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 03h r/w config mask_ all -alert/ comp - - -davg_ dis - 00h 09h table 5.6 conversion rate register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 04h r/w conversion rate - - - - conv[2:0] 06h (4/sec) 0ah
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 31 revision 0.69 (06-29-09) datasheet the conversion rate register controls how ofte n the temperature measurement channels are updated and compared against the limits. this register is fully accessible at either address. bits 3-0 - conv[3:0] - determines the conversion rate as shown in ta b l e 5 . 7 . the actual conversion rate for continuous conver sions will depend on the number of diode channels enabled and is shown in table 5.8 . 5.6 limit registers table 5.7 conversion rate conv[2:0] conversions / second 210 100 1 101 2 1 1 0 4 (default) 1 1 1 continuous all others 4 table 5.8 maximum conversion rate per temperature channels number of external diode channels max conversion rate 4 12 / sec 5 11 / sec 6 10 / sec 7 9 / sec table 5.9 temperature limit registers addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 05h r/w internal diode high limit sign 64 32 16 8 4 2 1 55h (85c) 0bh 06h r/w internal diode low limit sign 64 32 16 8 4 2 1 00h (0c) 0ch 07h r/w external diode 1 high limit high byte sign 64 32 16 8 4 2 1 55h (85c) 0dh 13h r/w external diode 1 high limit low byte 0.5 0.25 0.125 - - - - - 00h
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 32 smsc emc1428 datasheet 08h r/w external diode 1 low limit high byte sign 64 32 16 8 4 2 1 00h (0c) 0eh 14h r/w external diode 1 low limit low byte 0.5 0.25 0.125 - - - - - 00h 15h r/w external diode 2 high limit high byte sign 64 32 16 8 4 2 1 55h (85c) 16h r/w external diode 2 low limit high byte sign 64 32 16 8 4 2 1 00h (0c) 17h r/w external diode 2 high limit low byte 0.5 0.25 0.125 - - - - - 00h 18h r/w external diode 2 low limit low byte 0.5 0.25 0.125 - - - - - 00h 2ch r/w external diode 3 high limit high byte sign 64 32 16 8 4 2 1 55h (85c) 2dh r/w external diode 3 low limit high byte sign 64 32 16 8 4 2 1 00h (0c) 2eh r/w external diode 3 high limit low byte 0.5 0.25 0.125 - - - - - 00h 2fh r/w external diode 3 low limit low byte 0.5 0.25 0.125 - - - - - 00h 50h r/w external diode 4 high limit high byte sign 64 32 16 8 4 2 1 55h (85c) 51h r/w external diode 4 low limit high byte sign 64 32 16 8 4 2 1 00h (0c) table 5.9 temperature limit registers (continued) addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 33 revision 0.69 (06-29-09) datasheet 52h r/w external diode 4 high limit low byte 0.5 0.25 0.125 - - - - - 00h 53h r/w external diode 4 low limit low byte 0.5 0.25 0.125 - - - - - 00h 54h r/w external diode 5 high limit high byte sign 64 32 16 8 4 2 1 55h (85c) 55h r/w external diode 5 low limit high byte sign 64 32 16 8 4 2 1 00h (0c) 56h r/w external diode 5 high limit low byte 0.5 0.25 0.125 - - - - - 00h 57h r/w external diode 5 low limit low byte 0.5 0.25 0.125 - - - - - 00h 58h r/w external diode 6 high limit high byte sign 64 32 16 8 4 2 1 55h (85c) 59h r/w external diode 6 low limit high byte sign 64 32 16 8 4 2 1 00h (0c) 5ah r/w external diode 6 high limit low byte 0.5 0.25 0.125 - - - - - 00h 5bh r/w external diode 6 low limit low byte 0.5 0.25 0.125 - - - - - 00h 5ch r/w external diode 7 high limit high byte sign 64 32 16 8 4 2 1 55h (85c) 5dh r/w external diode 7 low limit high byte sign 64 32 16 8 4 2 1 00h (0c) table 5.9 temperature limit registers (continued) addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 34 smsc emc1428 datasheet the device contains both high and low limits for al l temperature channels. if the measured temperature meets or exceeds the high limit, then the corresponding status bit is set and the alert pin is asserted. likewise, if the measured temperatur e is less than the low limit, the corresponding status bit is set and the alert pin is asserted. the limit registers with multiple addresses are fully accessible at either address. 5.7 therm hysteresis register the therm hysteresis is used in conjunction wit h the therm limit registers to assert the sys_shdn pin. in addition, the therm hysteresis re gister is used with t he high limit registers when the alert pin is configured to act as a comparator (see section 4.1.2 ). 5.8 therm limit registers 5eh r/w external diode 7 high limit low byte 0.5 0.25 0.125 - - - - - 00h 5fh r/w external diode 7 low limit low byte 0.5 0.25 0.125 - - - - - 00h table 5.10 therm hysteresis register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 21h r/w therm hysteresis -643216 8 421 0ah (10c) table 5.11 therm limit registers addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 19h r/w external diode 1 therm limit sign 64 32 16 8 4 2 1 55h (85c) 1ah r/w external diode 2 therm limit sign 64 32 16 8 4 2 1 55h (85c) 20h r/w internal diode therm limit sign 64 32 16 8 4 2 1 55h (85c) 30h r/w external diode 3 therm limit sign 64 32 16 8 4 2 1 55h (85c) 64h r/w external diode 4 therm limit sign 64 32 16 8 4 2 1 55h (85c) table 5.9 temperature limit registers (continued) addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 35 revision 0.69 (06-29-09) datasheet the therm limit registers are used to set the threshold for the software inputs to the critical / thermal shutdown circuitry. if the measured channel is linked to the critical / thermal shutdown circuitry and meets or exceeds this limit, then the sys_shdn pin will be asserted. 5.9 external diode fault register the external diode fault register indicates which of the external diodes caused the fault bit in the status register to be set. these bits are cleared when read if the error condition has been removed. bit 7 - e7flt - this bit is set if the external diode 7 channel reported a diode fault. bit 6 - e6flt - this bit is set if the external diode 6 channel reported a diode fault. bit 5 - e5flt - this bit is set if the external diode 5 channel reported a diode fault. bit 4 - e4flt - this bit is set if the external diode 4 channel reported a diode fault. bit 3 - e3flt - this bit is set if the external diode 3 channel reported a diode fault. bit 2 - e2flt - this bit is set if the external diode 2 channel reported a diode fault. bit 1 - e1flt - this bit is set if the external diode 1 channel reported a diode fault. 5.10 trip_set reading register the trip_set reading register stores the voltage me asured on the trip_set pin. the bit weighting represents mv above 0v. 65h r/w external diode 5 therm limit sign 64 32 16 8 4 2 1 55h (85c) 66h r/w external diode 6 therm limit sign 64 32 16 8 4 2 1 55h (85c) 67h r/w external diode 7 therm limit sign 64 32 16 8 4 2 1 55h (85c) table 5.12 external diode fault register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 1bh r-c external diode fault e7flt e6flt e5flt e4flt e3flt e2flt e1flt - 00h table 5.13 trip_set reading register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 1ch r trip_set reading 752.9 376.5 188.2 94.12 47.1 23.53 11.76 5.88 00h table 5.11 therm limit registers (continued) addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 36 smsc emc1428 datasheet 5.11 software thermal shutdo wn configuration register the software thermal shutdown configuration regist er controls whether any of the software channels will assert the sys_shdn pin. if a channel is enabled, the temperature is compared against the corresponding therm limit. if the measured temp erature meets or exceeds the therm limit, then the sys_shdn pin is asserted. this functionality is in addition to the hardware shutdown circuitry. bits 7-1 - exsys - configures the exter nal diode x channel to assert the sys_shdn pin based on it?s respective therm limit (see section 5.20 for details on the extherm status bits). ? ?0? (default) - the external diode x channel is not linked to the sys_shdn pin. if the temperature meets or exceeds it?s therm limit, the extherm status bit is set but the sys_shdn pin is not asserted. ? ?1? - the external diode x channel is linked to the sys_shdn pin. if the temperature meets or exceeds it?s therm limit, the extherm status bit is set and the sys_shdn pin is asserted. it will remain asserted until the temperature dr ops below it?s therm limit minus the therm hysteresis. bit 0 - intsys - configures the internal diode channel to assert the sys_shdn pin based on it?s respective therm limit (see section 5.20 for details on the itherm status bit). ? ?0? (default) - the internal diode channel is not li nked to the sys_shdn pin. if the temperature meets or exceeds it?s therm limit, the it herm status bit is set but the sys_shdn pin is not asserted. ? ?1? - the internal diode cha nnel is linked to the sys_shdn pin. if the tem perature meets or exceeds it?s therm limit, the itherm status bit is set and the sys_shdn pin is asserted. it will remain asserted until the temperature drops below it?s therm limit minus the therm hysteresis. 5.12 hardware critical / ther mal shutdown limit register this read only register returns the hardware thermal shutdown limit selected by the trip_set voltage. the data represents the hardware set temperature in c. see ta b l e 5 . 2 for the data format. when the external diode 1 temperature meet s or exceeds this limit, the sys_shdn pin is asserted and will remain asserted until the external diode 1 temperature drops below this limit minus 10c. table 5.14 software thermal shutdown configuration register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 1dh r/w software thermal shutdown configuration e7 sys e6 sys e5 sys e4 sys e3 sys e2 sys e1 sys int sys 00h table 5.15 hardware thermal shutdown limit register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 1eh r hardware thermal shutdown limit -6432168421 n/a
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 37 revision 0.69 (06-29-09) datasheet 5.13 channel interrupt mask register the channel interrupt mask register controls indi vidual channel masking. when a channel is masked, the alert pin will not be asserted when the masked channel reads a diode fault or out of limit error. the channel mask does not mask the sys_shdn pin. bits 7-4 - ex_msk - prevents the alert pin from being asserted when the external diode x channel is out of limit or reports a diode faul t. if the ext6_apd bi t is not set (see section 5.23 ), then the ext7_msk bit is ignored. likewise, if the ext4_apd bi t is not set, then the ext5_msk bit is ignored. ? ?0? - the external diode x channel will cause the alert pin to be asserted if it is out of limit or reports a diode fault. ? ?1? (default) - the external diode x channel will not cause the alert pin to be asserted if it is out of limit or reports a diode fault. bits 3-1- ex_msk - prevents the alert pin from being asserted when the external diode x channel is out of limit or reports a diode faul t. if the ext2_apd bi t is not set (see section 5.23 ), then the ext3_msk bit is ignored. ? ?0? - (default) the external dio de x channel will cause the alert pin to be asserted if it is out of limit or reports a diode fault. ? ?1? - the external diode x channel will not cause the alert pin to be asserted if it is out of limit or reports a diode fault. bit 0 - int_msk- prevents the alert pin from being asserted when the internal diode temperature is out of limit. ? ?0? (default) - the internal diode channel will cause the alert pin to be asserted if it is out of limit. ? ?1? - the internal diode channel will not cause the alert pin to be asserted if it is out of limit. 5.14 consecutive alert register the consecutive alert register determines how many times an out-of-limit error or diode fault must be detected in consecutive meas urements before the interrupt status registers are asserted. each out of limit error and diode fault condition has its own counter associated with it. each counter is incremented whenever the corresponding channe l exceeds the appropriate limit. additionally, each counter is reset if the condition has been removed. (i.e. if external diode 1 exceeds its high limit, it will increment the high counter. if, on the next measur ement, it experiences a diode fault, the high limit counter will be reset and the diode fault counter will be incremented). table 5.16 channel interrupt mask register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 1fh r/w channel mask e7_ msk e6_ msk e5_ msk e4_ msk e3_ msk e2_ msk e1_ msk int_ msk f0h table 5.17 consecutive alert register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 22h r/w consecutive alert time out cthe rm2 cthe rm1 cthe rm0 cal rt2 cal rt1 cal rt0 - 70h
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 38 smsc emc1428 datasheet when the alert pin is configured as an interrupt and the consecutive aler t counter reaches its programmed value then the status bit(s) for that channel and the error condition will be set to ?1? and the alert pin will be asserted. measurements will continue normally. when the alert pin is configured as a comparator, the consecutive alert counter will ignore diode fault and low limit errors and only increment if t he measured temperature meets or exceeds the high limit. additionally, once the consecutive alert counter reaches the programmed limit, the alert pin will be asserted, but the counter will not be reset. it will remain set until the temperature drops below the high limit minus the therm hysteresis value. for example, if the calrt[2:0] bits are set for 4 consecutive alerts on an emc1428 device, the high limits are set at 70c, and none of the channels are masked, then the status bits will be asserted after the following four measurements: 1. internal diode reads 71c and both external dio des read 69c. consecutive alert counter for int is incremented to 1. 2. both the internal diode and the external diode 1 read 71c and external diode 2 reads 68c. consecutive alert counter for int is incremented to 2 and for ext1 is set to 1. 3. the external diode 1 reads 71c and both the internal diode and external diode 2 read 69c. consecutive alert counter for int and ext2 are cleared and ext1 is incremented to 2. 4. the internal diode reads 71c and both external diodes read 71c. consecutive alert counter for int is set to 1, ext2 is set to 1, and ext1 is incremented to 3. 5. the internal diode reads 71c and both the exte rnal diodes read 71c. consecutive alert counter for int is incremented to 2, ext2 is set to 2, and ext1 is incremented to 4. the high status bit are set for ext1 and the alert pin is asserted. the ext1 counter is reset to 0 and all other counters hold the last value until the next temperat ure measurement. bit 7 - timeout - determines whether the smbus timeout function is enabled. ? ?0? (default) - the smbus timeout feature is disabled. the smclk line can be held low indefinitely without the device resetting its smbus protocol. ? ?1? - the smbus timeout feature is enabled. if the smclk line is held low for more than 30ms, then the device will reset the smbus protocol. bits 6-4 cthrm[2:0] - determines the number of consecutive measurements that must exceed the corresponding therm limit and hardware thermal shutdown limit before the sys_shdn pin is asserted. all temperature channels us e this value to set the respec tive counters. the consecutive therm counter is incremented whenever any of the measurements exceed the corresponding therm limit or if the external diode 1 measurement meets or exceeds the hardware thermal shutdown limit. if the temperature drops below the therm limit or hardware thermal shutdown limit, then the counter is reset. if the progra mmed number of consecutive measurements exceed the therm limit or hardware thermal shutdown limit, and the appropriate channel is linked to the sys_shdn pin, then the sys_shdn pin will be asserted low. once the sys_shdn pin is asserted, the consecutive th erm counter will not reset until the corresponding temperature drops below the approp riate limit minus the corresponding hysteresis. the bits are decoded as shown in ta b l e 5 . 1 8 . the default setting is 4 consecutive out of limit conversions. bits 3-1 - calrt[2:0] - determine the number of c onsecutive measurements that must have an out of limit condition or diode fault before the status bi ts is asserted. all temperature channels use this value to set the respecti ve counters. the bits are decoded as shown in table 5.18 . the default setting is 1 consecutive out of limit conversion. application note: if one of the fault queues is not cleared an d the calrt[2:0] (or cthrm[2:0]) bits are updated, the update won?t take affect until fault queue is cleared. all the fault queues are independent so those that are em pty will be updated immediately.
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 39 revision 0.69 (06-29-09) datasheet 5.15 beta configuration register these registers are used to set t he beta compensation factor that is used for the external diode channels. bit 3 - autox - enables the beta compen sation factor autodetection function. ? ?0? - the beta compensation factor autodetection circuitry is disabled. the external diode will always use the beta compensation factor set by the betax[2:0] bits. ? ?1? (default) - the beta compensat ion factor autodetection circuitr y is enabled. at the beginning of every conversion, the optimal beta compensatio n factor setting will be determined and applied. the betax[2:0] bits will be automatically updated to indicate the current setting. bit 2-0 - betax[2:0] - these bits always reflect the cu rrent beta configuration settings. these bits will be updated automatically and writing to these bits will have no effect. table 5.18 consecutive alert settings 210 number of consecutive out of limit measurements 0 0 0 1 (default for calrt[2:0]) 001 2 011 3 1 1 1 4 (default for cthrm[2:0]) all others 1 (calrt[2:0]), 4 (cthrm[2:0]) table 5.19 beta configuration register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 25h r external diode 1 beta configuration - - - - auto1 beta1[2:0] 08h 26h r/w external diode 2 beta configuration - - - - auto2 beta2[2:0] 08h 71h r/w external diode 4 beta configuration - - - - auto4 beta4[2:0] 08h 72h r/w external diode 6 beta configuration - - - - auto6 beta6[2:0] 07h table 5.20 beta compensation look up table betax[2:0] minimum beta 210 000 < 0.08 001 < 0.111
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 40 smsc emc1428 datasheet 5.16 hottest temperature registers the hottest temperature registers store the measur ed hottest temperature of all the selected external diode channels (see section 5.22 ). if no external diodes are selected then the high byte register will read 80h. the data format is the sa me as the temperature channels. 5.17 hottest temperature status register the hottest temperature status register flags which external diode temperature is hottest. if multiple temperature channels measure the same temperature and are equal to the hottest te mperature, then hottest status will be based on the measurement order. bit 7 - ext7 - the external diode 7 channel is the hottest. bit 6 - ext6 - the external diode 6 channel is the hottest. bit 4 - ext5 - the external diode 5 channel is the hottest. bit 3 - ext4 - the external diode 4 channel is the hottest. 010 < 0.176 011 < 0.29 100 < 0.48 101 < 0.9 110 < 2.33 1 1 1 disabled table 5.21 hottest temperature registers addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 32h r hottest temperature high byte sign 64 32 16 8 4 2 1 80h 33h r hottest temperature low byte 0.5 0.25 0.125 - - - - - 00h table 5.22 hottest temperature register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 34h r hottest temperature status ext7 ext6 ext5 ext4 ext3 ext2 ext1 int 00h table 5.20 beta compensation look up table (continued) betax[2:0] minimum beta 210
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 41 revision 0.69 (06-29-09) datasheet bit 3 - ext3 - the external diode 3 channel is the hottest. bit 2 - ext2 - the external diode 2 channel is the hottest. bit 1 - ext1 - the external diode 1 channel is the hottest. bit 0 - int - the internal diode channel is the hottest. 5.18 high limit status register the high limit status register contains the status bits that are set when a temperature channel high limit is exceeded for a number of consecutive r eadings as set by the consecutive alert counts (see section 5.14 ). if any of these bits are set, then the high status bit in the status register is set. reading from the high limit status register will clear all bits if the error condition has been removed. reading from the register will also clear the high status bit in the status register. the alert pin will be set if any of these status bits are set. bit 7 - e7high - this bit is set when the external diode 7 channel meets or exceeds its programmed high limit. bit 6 - e6high - this bit is set when the external diode 6 channel meets or exceeds its programmed high limit. bit 5 - e5high - this bit is set when the external diode 5 channel meets or exceeds its programmed high limit. bit 4 - e4high - this bit is set when the external diode 4 channel meets or exceeds its programmed high limit. bit 3 - e3high - this bit is set when the external diode 3 channel meets or exceeds its programmed high limit. bit 2 - e2high - this bit is set when the external diode 2 channel meets or exceeds its programmed high limit. bit 1 - e1high - this bit is set when the external diode 1 channel meets or exceeds its programmed high limit. bit 0 - ihigh - this bit is set when the internal diode channel meets or exceeds its programmed high limit. 5.19 low limit status register table 5.23 high limit status register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 35h r-c high limit status e7 high e6 high e5 high e4 high e3 high e2 high e1 high i high 00h table 5.24 low limit status register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 36h r-c low limit status e7 low e6 low e5 low e4 low e3 low e2 low e1 low ilow 00h
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 42 smsc emc1428 datasheet the low limit status register contains the status bits that are set when a temperature channel drops below the low limit for a number of consecutive read ings as set by the consecutive alert counts (see section 5.14 ). if any of these bits are se t, then the low status bit in the status register is set. reading from the low limit status register will clear all bi ts if the error condition has been removed. reading from the register will also clear the low status bit in the status register. the alert pin will be set if any of these status bits are set. bit 7 - e7low - this bit is set when the external diode 7 channel drops below its programmed low limit. bit 6 - e6low - this bit is set when the external diode 6 channel drops below its programmed low limit. bit 5- e5low - this bit is set when the external diode 5 channel drops below its programmed low limit. bit 4 - e4low - this bit is set when the external diode 4 channel drops below its programmed low limit. bit 3 - e3low - this bit is set when the external diode 3 channel drops below its programmed low limit. bit 2 - e2low - this bit is set when the external diode 2 channel drops below its programmed low limit. bit 1 - e1low - this bit is set when the external diode 1 channel drops below its programmed low limit. bit 0 - ilow - this bit is set when the internal diode channel drops below its programmed low limit. 5.20 therm limit status register the therm limit status register contains the stat us bits that are set when a temperature channel therm limit is exceeded for a number of consecut ive readings as set by the consecutive therm counts (see section 5.14 ). if any of these bits ar e set, then the therm status bit in the status register is set. reading from the therm limit status re gister will not clear the status bits. once the temperature drops below the therm limit minus the therm hysteresis, the corresponding status bits will be automatically cleared. the therm bit in the status register will be cleared when all individual channel therm bits are cleared. bit 7 - e7therm - this bit is set when the external diode 7 channel meets or exceeds it?s programmed therm limit. bit 6 - e6therm - this bit is set when the external diode 6 channel meets or exceeds it?s programmed therm limit. bit 5 - e5therm - this bit is set when the external diode 5 channel meets or exceeds it?s programmed therm limit. bit 4 - e4therm - this bit is set when the external diode 4 channel meets or exceeds it?s programmed therm limit. bit 3 - e3therm - this bit is set when the external diode 3 channel meets or exceeds it?s programmed therm limit. table 5.25 therm limit status register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 37h r-c therm limit status e7 therm e6 therm e5 therm e4 therm e3 therm e2 therm e1 therm i therm 00h
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 43 revision 0.69 (06-29-09) datasheet bit 2 - e2therm - this bit is set when the external diode 2 channel meets or exceeds it?s programmed therm limit. bit 1 - e1therm - this bit is set when the external diode 1 channel meets or exceeds it?s programmed therm limit. bit 0- itherm - this bit is set when the internal diode channel meets or exceeds it?s programmed therm limit. 5.21 rec configuration register the rec control register controls the resistance error correction circuitry for each of the external diode channels. bits 7 -0- ex_rec_n - disables the resistance e rror correction (rec) for the external diode x channel. ? ?0? (default) - rec is enabled. ? ?1? - rec is disabled. 5.22 hottest configuration register the hottest configuration register determines wh ich external diode channels (if any) are compared during the ?hottest of? comparison that is automa tically performed at the end of every conversion cycle. bits 7 - 0 - exhot - controls whether the external diode x temperature data is compared during the ?hottest of? comparison. ? ?0? (default) - the external diode x channel is not compared during the ?hottest of? comparison. ? ?1? - the external diode x channel temperature da ta is compared to all other indicated channels during the ?hottest of? comparison. bit 0 - ihot - controls whether the internal diode temperature da ta is compared during the ?hottest of? comparison. ? ?0? (default) - the internal diode channel is not compared during the ?hottest of? comparison. ? ?1? - the internal diode channel temperature data is compared to all other indicated channels during the ?hottest of? comparison. table 5.26 rec configuration register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 39h r/w rec config e7 rec_n e6_ rec_n e5_ rec_n e4_ rec_n e3_ rec_n e2_ rec_n e1_ rec_n -00h table 5.27 hottest configuration register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 3ah r/w hottest config e7hot e6hot e5hot e4hot e3hot e2hot e1hot ihot 00h
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 44 smsc emc1428 datasheet 5.23 channel configuration register the channel configuration register determines which external diode channels are active in the device. bit 7 - rem_hot - enables circuitry that will re member the last temper ature channel that was determined to be the hottest and flag an erro r if the hottest temperature channel changes. ? ?0? (default) - the hottest status bit will not be asserted if the hottest temperature channel changes. ? ?1? - if the hottest temperature channel changes, then the hottest status bit will be asserted. bit 3 - ext6_apd - enables the dp6 / dn7 and dn6 / dp7 pins to support two anti-parallel diode connections versus a single diode connection. ? ?0? (default) - the dp6 / dn7 and dn6 / dp7 pins do not support two anti-parallel diode connections. the pins will only monitor a single external diode (external diode 6). ? ?1? - the dp6 / dn7 and dn6 / dp7 pins support two anti-parallel diode connections (external diode 6 and external diode 7). bit 2 - ext4_apd - enables the dp4 / dn5 and dn4 / dp5 pins to support two anti-parallel diode connections versus a single diode connection. ? ?0? (default) - the dp4 / dn5 and dn4 / dp5 pins do not support two anti-parallel diode connections. the pins will only monitor a single external diode (external diode 4). ? ?1? - the dp4 / dn5 and dn4 / dp5 pins support two anti-parallel diode connections (external diode 4 and external diode 5). bit 1 - ext2_apd- enables the dp2 / dn3 and dn2 / dp3 pins to support two anti-parallel diode connections versus a single diode connection. ? ?0? (default) - the dp2 / dn3 and dn2 / dp3 pins do not support two anti-parallel diode connections. the pins will only monitor a single external diode (external diode 2). ? ?1? - the dp2 / dn3 and dn2 / dp3 pins support two anti-parallel diode connections (external diode 2 and external diode 3). 5.24 filter control register the filter configuration register controls the digital filter on the external diode channels. bits 7 - 0 - avgx_en- control the digital averaging th at is applied to the external diode x temperature measurements. ? ?0? (default) - digital averaging is disabled. table 5.28 channel configuration register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 3bh r/w channel config rem_ hot - - - ext6_ apd ext4_ apd ext2_ apd - 00h table 5.29 filter control register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default 40h r/w filter control avg7_ en avg6_ en avg5_ en avg4_ en avg3_ en avg2_ en avg1_ en - 00h
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 45 revision 0.69 (06-29-09) datasheet ? ?1? - digital averaging is enabled as a 4x running average for the external diode x channel. 5.25 product id register the product id register holds a unique value that identifies the device. 5.26 manufacturer id register (feh) the manufacturer id register holds an 8-bit word that identifies smsc. 5.27 revision register (ffh) the revision register contains an 8 bit word that identifies the die revision. table 5.30 product id register addr r/w register b7 b6 b5 b4 b3 b2 b1 b0 default fdh r product id 0 0 1 0 1 0 0 1 29h emc1428 table 5.31 manufacturer id register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default feh r manufacturer id 01011101 5dh table 5.32 revision register addr. r/w register b7 b6 b5 b4 b3 b2 b1 b0 default ffh r revision00000001 01h
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 46 smsc emc1428 datasheet chapter 6 package information 6.1 emc1428 package drawing figure 6.1 16-pin qfn 4mm x 4mm package dimensions
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 47 revision 0.69 (06-29-09) datasheet figure 6.2 16-pin qfn 4mm x 4mm package drawing
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet revision 0.69 (06-29-09) 48 smsc emc1428 datasheet 6.2 package markings 6.2.1 emc1428-x-ap (16-pin qfn) all devices will be marked on the first line of the top side with ?1428? and ?-x?. on they second line, packages are marked with the lot number. on the third line, packages are marked with functional revision code ?b? and the country code (cc). figure 6.3 16-pin qfn 4 mm x 4mm pcb footprint
1c multiple temperature sensor with hw thermal shutdown & hottest of thermal zones datasheet smsc emc1428 49 revision 0.69 (06-29-09) datasheet chapter 7 revision history table 7.1 customer revision history revision level and date section/figure/entry correction rev. 0.69 (06-29-09) table 1.1, "emc1428 pin description" added ?requires external pullup resistor? to smdata and smclk in function column table 1.1, "emc1428 pin description" added the following application note below table: ?for the 5v tolerant pins that have a pull-up resistor, the voltage difference between vdd and the pull- up voltage must never exceed 3.6v.? table 2.1, "absolute maximum ratings" updated voltage limits for 5v tolerant pins with pull-up resistors. added the following note below table: ?for the 5v tolerant pins that have a pull-up resistor, the pull-up voltage must not exceed 3.6v when the device is unpowered.? updated thetaja from 40 to 50. rev. 0.67 (06-16-08) ordering information added emc1428-7 section 3.7, "smbus address" added emc1428-7 address options

▲Up To Search▲

Price & Availability of EMC1428-6-AP-TR

	To Download EMC1428-6-AP-TR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .